EMB-3582-J4,J5
来自ARM Wiki
Caixiaoyan(讨论 | 贡献)2022年9月29日 (四) 15:08的版本 (创建页面,内容为“'''''扩展接口(J4,J5)''''' 500px|缩略图|EMB-3582-J4,J5 '''J4:''' {| class="wikitable" |- ! 信号名称 !! Pin# !! Pin# !!...”)
扩展接口(J4,J5)
J4:
信号名称 | Pin# | Pin# | 信号名称 |
---|---|---|---|
PCIe1_CLK- | 1 | 2 | PCIe0_TX0+ |
PCIe1_CLK+ | 3 | 4 | PCIe0_TX0- |
GND | 5 | 6 | GND |
PCIe1_TX1- | 7 | 8 | PCIe0_TX1+ |
PCIe1_TX1+ | 9 | 10 | PCIe0_TX1- |
GND | 11 | 12 | GND |
PCIe1_TX0- | 13 | 14 | PCIe0_RX1+ |
PCIe1_TX0+ | 15 | 16 | PCIe0_RX1- |
GND | 17 | 18 | GND |
PCIe1_RX1- | 19 | 20 | PCIe0_CLK+ |
PCIe1_RX1+ | 21 | 22 | PCIe0_CLK- |
GND | 23 | 24 | GND |
PCIe1_RX0- | 25 | 26 | PCIe0_RX0+ |
PCIe1_RX0+ | 27 | 28 | PCIe0_RX0- |
GND | 29 | 30 | GND |
PCIe_PERSTn | 31 | 32 | PCIe_CLKREQn |
GPIO | 33 | 34 | PCIe_WAKEN |
GND | 35 | 36 | GND |
MIPI_CSI0_RX_0- | 37 | 38 | MIPI_CSI1_RX_0- |
MIPI_CSI0_RX_0+ | 39 | 40 | MIPI_CSI1_RX_0+ |
GND | 41 | 42 | GND |
MIPI_CSI0_RX_1- | 43 | 44 | MIPI_CSI1_RX_1- |
MIPI_CSI0_RX_1+ | 45 | 46 | MIPI_CSI1_RX_1+ |
GND | 47 | 48 | GND |
MIPI_CSI0_CLK_0- | 49 | 50 | MIPI_CSI1_CLK_0- |
MIPI_CSI0_CLK_0+ | 51 | 52 | MIPI_CSI1_CLK_0+ |
GND | 53 | 54 | GND |
MIPI_CSI0_RX_2- | 55 | 56 | MIPI_CSI1_RX_2- |
MIPI_CSI0_RX_2+ | 57 | 58 | MIPI_CSI1_RX_2+ |
GND | 59 | 60 | GND |
MIPI_CSI0_RX_3- | 61 | 62 | MIPI_CSI1_RX_3- |
MIPI_CSI0_RX_3+ | 63 | 64 | MIPI_CSI1_RX_3+ |
GND | 65 | 66 | GND |
MIPI_CSI0_CLK_1- | 67 | 68 | MIPI_CSI1_CLK_1- |
MIPI_CSI0_CLK_1+ | 69 | 70 | MIPI_CSI1_CLK_1+ |
GND | 71 | 72 | GND |
MIPI_CAM2_CLK | 73 | 74 | MIPI_CAM1_CLK |
GND | 75 | 76 | GND |
I2C3 SCL | 77 | 78 | GPIO |
I2C3 SDA | 79 | 80 | CAN0 RX/GPIO |
GND | 81 | 82 | CAN0 TX/GPIO |
I2C2 SCL | 83 | 84 | CAN1 RX/GPIO |
I2C2 SDA | 85 | 86 | CAN1 TX/GPIO |
Power Button | 87 | 88 | SYS RESET |
3.3V | 89 | 90 | 3.3V |
GND | 91 | 92 | GND |
5V | 93 | 94 | 12V |
5V | 95 | 96 | 12V |
5V | 97 | 98 | 12V |
5V | 99 | 100 | 12V |
J5:
信号名称 | Pin# | Pin# | 信号名称 |
---|---|---|---|
PCIe1_CLK- | 1 | 2 | PCIe0_TX0+ |
PCIe1_CLK+ | 3 | 4 | PCIe0_TX0- |
GND | 5 | 6 | GND |
PCIe1_TX1- | 7 | 8 | PCIe0_TX1+ |
PCIe1_TX1+ | 9 | 10 | PCIe0_TX1- |
GND | 11 | 12 | GND |
PCIe1_TX0- | 13 | 14 | PCIe0_RX1+ |
PCIe1_TX0+ | 15 | 16 | PCIe0_RX1- |
GND | 17 | 18 | GND |
PCIe1_RX1- | 19 | 20 | PCIe0_CLK+ |
PCIe1_RX1+ | 21 | 22 | PCIe0_CLK- |
GND | 23 | 24 | GND |
PCIe1_RX0- | 25 | 26 | PCIe0_RX0+ |
PCIe1_RX0+ | 27 | 28 | PCIe0_RX0- |
GND | 29 | 30 | GND |
PCIe_PERSTn | 31 | 32 | PCIe_CLKREQn |
GPIO | 33 | 34 | PCIe_WAKEN |
GND | 35 | 36 | GND |
MIPI_CSI0_RX_0- | 37 | 38 | MIPI_CSI1_RX_0- |
MIPI_CSI0_RX_0+ | 39 | 40 | MIPI_CSI1_RX_0+ |
GND | 41 | 42 | GND |
MIPI_CSI0_RX_1- | 43 | 44 | MIPI_CSI1_RX_1- |
MIPI_CSI0_RX_1+ | 45 | 46 | MIPI_CSI1_RX_1+ |
GND | 47 | 48 | GND |
MIPI_CSI0_CLK_0- | 49 | 50 | MIPI_CSI1_CLK_0- |
MIPI_CSI0_CLK_0+ | 51 | 52 | MIPI_CSI1_CLK_0+ |
GND | 53 | 54 | GND |
MIPI_CSI0_RX_2- | 55 | 56 | MIPI_CSI1_RX_2- |
MIPI_CSI0_RX_2+ | 57 | 58 | MIPI_CSI1_RX_2+ |
GND | 59 | 60 | GND |
MIPI_CSI0_RX_3- | 61 | 62 | MIPI_CSI1_RX_3- |
MIPI_CSI0_RX_3+ | 63 | 64 | MIPI_CSI1_RX_3+ |
GND | 65 | 66 | GND |
MIPI_CSI0_CLK_1- | 67 | 68 | MIPI_CSI1_CLK_1- |
MIPI_CSI0_CLK_1+ | 69 | 70 | MIPI_CSI1_CLK_1+ |
GND | 71 | 72 | GND |
MIPI_CAM2_CLK | 73 | 74 | MIPI_CAM1_CLK |
GND | 75 | 76 | GND |
I2C3 SCL | 77 | 78 | GPIO |
I2C3 SDA | 79 | 80 | CAN0 RX/GPIO |
GND | 81 | 82 | CAN0 TX/GPIO |
I2C2 SCL | 83 | 84 | CAN1 RX/GPIO |
I2C2 SDA | 85 | 86 | CAN1 TX/GPIO |
Power Button | 87 | 88 | SYS RESET |
3.3V | 89 | 90 | 3.3V |
GND | 91 | 92 | GND |
5V | 93 | 94 | 12V |
5V | 95 | 96 | 12V |
5V | 97 | 98 | 12V |
5V | 99 | 100 | 12V |